Physical insight of junctionless transistor with simulation study of Strained channel

B Vandana, B S Patro, J K Das, S K Mohapatra


The article inquest towards junctionless transistor exploiting channel engineering technique with (Si1-xGex). An accurate and deep understanding of the gated resister with demonstration of lower off-state current, improve on-state drain current and transconductance with its conventional counterpart using numerical simulation. The strain is to improve the electron mobility with high electric field and to reduce the scattering rate across the channel. SGOI-JLCT have a great potential for low power switching applications.

Full Text:



S. F. Moore, Law as process: an anthropological approach. LIT Verlag M{ü}nster, 2000.

“The International Technology Roadmap for Semiconductors,” Tech. Rep., 2015. [Online]. Http://, Available: .

J.-P. Colinge, C.-W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O’Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy, “Nanowire transistors without junctions,” Nat. Nanotechnol., vol. 5, no. 3, pp. 225–229, 2010.

S. M. Sze, Semiconductor devices: physics and technology. John Wiley & Sons, 2008.

K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” Proc. IEEE, vol. 91, no. 2, pp. 305–327, 2003.

K. K. Young, “Short-channel effect in fully depleted SOI MOSFETs,” IEEE Trans. Electron Devices, vol. 36, no. 2, pp. 399–402, 1989.

L. J. Edgar, “Method and apparatus for controlling electric currents.” Google Patents, 1930.

A. Kranti, R. Yan, C. W. Lee, I. Ferain, R. Yu, N. D. Akhavan, P. Razavi, and J. P. Colinge, “Junctionless nanowire transistor (JNT): Properties and design guidelines,” in Proc. ESSDERC, 2010, pp. 357–360.

T. Irisawa, T. Numata, E. Toyoda, N. Hirashita, T. Tezuka, N. Sugiyama, and S. Takagi, “Physical understanding of strain-induced modulation of gate oxide reliability in MOSFETs,” IEEE Trans. Electron Devices, vol. 55, no. 11, pp. 3159–3166, 2008.

W. J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, and T. P. Ma, “Effect of Al inclusion in HfO 2 on the physical and electrical properties of the dielectrics,” IEEE Electron Device Lett., vol. 23, no. 11, pp. 649–651, 2002.

M. Wu, Y. I. Alivov, and H. Morkoc, “High-$κ$ dielectrics and advanced channel concepts for Si MOSFET,” J. Mater. Sci. Mater. Electron., vol. 19, no. 10, pp. 915–951, 2008.

M. V Fischetti and S. E. Laux, “Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys,” J. Appl. Phys., vol. 80, no. 4, pp. 2234–2252, 1996.

Y. Sun, S. E. Thompson, and T. Nishida, “Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors,” J. Appl. Phys., vol. 101, no. 10, p. 104503, 2007.

T. Tezuka, N. Sugiyama, and S. Takagi, “Fabrication of strained Si on an ultrathin SiGe-on-insulator virtual substrate with a high-Ge fraction,” Appl. Phys. Lett., vol. 79, no. 12, pp. 1798–1800, 2001.

C. K. Maiti and G. A. Armstrong, Applications of silicon-germanium heterostructure devices. CRC Press, 2001.

W. Shockley and W. T. Read Jr, “Statistics of the recombinations of holes and electrons,” Phys. Rev., vol. 87, no. 5, p. 835, 1952.

S. Saha, “MOSFET test structures for two-dimensional device simulation,” Solid. State. Electron., vol. 38, no. 1, pp. 69–73, 1995.

S. Gundapaneni, S. Ganguly, and A. Kottantharayil, “Bulk planar junctionless transistor (BPJLT): An attractive device alternative for scaling,” IEEE Electron device Lett., vol. 32, no. 3, pp. 261–263, 2011.

S. Gundapaneni, S. Ganguly, and A. Kottantharayil, “Enhanced electrostatic integrity of short-channel junctionless transistor with high-spacers,” IEEE Electron Device Lett., vol. 32, no. 10, pp. 1325–1327, 2011.

A. Majumdar, C. Ouyang, S. J. Koester, and W. Haensch, “Effects of substrate orientation and channel stress on short-channel thin SOI MOSFETs,” IEEE Trans. Electron Devices, vol. 57, no. 9, pp. 2067–2072, 2010.

J. P. Colinge, C. W. Lee, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, A. Kranti, and R. Yu, “Junctionless transistors: physics and properties,” in Semiconductor-On-Insulator Materials for Nanoelectronics Applications, Springer, 2011, pp. 187–200.

R. T. Doria, M. A. Pavanello, R. D. Trevisoli, M. de Souza, C. W. Lee, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, and others, “Analog operation of junctionless transistors at cryogenic temperatures,” in SOI Conference (SOI), 2010 IEEE International, 2010, pp. 1–2.


  • There are currently no refbacks.

E-Journal © ECTI Asscoiation, Thailand, Contact Us.