An All-Digital PLL Proposal using Gain Control Technique
R. B. Staszewski et al., “All-Digital TX Frequency Synthesizer and Discrete-Time Receiver for Bluetooth Radio in 130-nm CMOS,” IEEE J. Solid-State Circuits, Vol. 39, No. 12, pp. 2278-2291, 2004.
E. Temporiti, C. Weltin-Wu, D. Baldi, R. Tonietto and F. Svelto, “A 3 GHz Fractional All-Digital PLL with a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques,” IEEE J. Solid-State Circuits, Vol. 44, No. 3, pp. 824-834, 2009.
S. Pamarti, Digital Techniques for Integrated Frequency Synthesizers: A Tutorial, IEEE Communications Magazine, Vol. 47, 2009.
T. Rapinoja, L. Xu, K. Stadius and J. Ryynänen, “Implementation of All-Digital Wideband RF Frequency Synthesizers in 65 nm CMOS technology,” Proceeding of ISCAS, pp. 1948-1951, 2011.
C. Jiang, J. Liu, Y. Huang and Z. Hong, “A Low-noise, 8.95–11GHz All-Digital Frequency Synthesizer with a Metastability-Free Time-to-Digital Converter and a Sleepy Counter in 65nm CMOS,” Proceeding of ESSCIRC, pp. 365-368, 2012.
A. W. L. Ng, S. Zheng and H. C. Luong, “A 4.1GHz-6.5GHz All-Digital Frequency Synthesizer with a 2nd-Order Noise-Shaping TDC and a Transformer-Coupled QVCO,” Proceeding of ESSCIRC, pp. 189-192, 2012.
M. Perrott, Tutorial on Digital Phase-Locked Loops, CICC 2009, Sao Jose, 2009.
R. B. Staszewski, D. Leipold and P. T. Balsara, “Direct Frequency Modulation of an ADPLL for Bluetooth/GSM With Injection Pulling Elimination,” IEEE Trans. Circuits Syst. II, Vol. 52, No. 6, pp. 339-343, 2005.
M. Z. Straayer and M. H. Perrott, “A Multi-Path Gated Ring Oscillator TDC with First-Order Noise Shaping,” IEEE J. Solid-State Circuits, Vol. 44, No. 4, 2009, pp. 1089-1098.
A. Y. Valero-Lopez, Design of frequency synthesizers for short range wireless transceivers, Doctoral dissertation, Texas A&M University, College Station, United States, pp. 21-112, 2004.
V. J. S. Oliveira and N. Oki, “Frequency Synthesizer using a Hybrid Analog/Digital Loop Filter: A low Complexity Approach,” AEU - International J. Electronics and Communications, Vol. 65, No. 10, pp. 888-891, 2011.
S.-H. Chen and M.-B. Lin, “A synthesizable architecture of all-digital cyclic TDCs,” IEICE Electronics Express, Vol. 11, No. 20, pp. 1-12, 2014.
B. Razavi, “A study of injection locking and pulling in oscillators,” IEEE J. Solid-State Circuits, Vol. 39, No. 9, pp. 1415-1424, 2004.
R. B. Staszewski and P.T. Balsara, All-digital frequency synthesizer in deep-submicron CMOS, John Wiley and Sons, Inc., New Jersey, 2006, ch. 4.
S. E. Meninger and M. H. Perrott, "Bandwidth Extension of Low Noise Fractional-N Synthesizers," Proceeding of Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 211-214, 2005.
B. Zhang, P. E. Allen and J. M. Huard, “A Fast Switching PLL Frequency Synthesizer With an On-Chip Passive Discrete-Time Loop Filter in 0.25-µm CMOS,” IEEE Journal of Solid-State Circuits, vol. 38, no. 6, pp. 855-865, 2003.
- There are currently no refbacks.